Abstract-An efficient method for generating a power of an operand, i.e., X p for an operand X and a given p, is proposed. It is applicable to ps in the form of ±2 k , where k is any integer and of ±2
INTRODUCTION
ITH the increasing availability of fast ROMs (read only memories) and high-speed multipliers, generation of functions by table look-up and multiplication has become attractive. In this paper, we propose a new method for generating a power of an operand, i.e., X p for an operand X and a given p, by table look-up and multiplication. 1 It is applicable to ps in the form of ±2 k , where k is any integer and of ± ± , and so forth are included. The piecewise linear approximation [2] , [3] is an efficient method for generating a power of an operand by table lookup and multiplication. The two coefficients of the linear function are read out of a look-up table. A multiplication and an addition are required besides a table look-up. When the m most significant bits of an operand are used as the index of the look-up table, about 2m-bit accuracy is obtained. The required table size is about 2 m (m + 2m)-bits.
The size of multiplication is about m-bits by m-bits, and the size of addition is about 2m-bits. The method to be proposed in this paper is a modification of the piecewise linear approximation. The same accuracy is achieved. The multiplication and an addition required for the piecewise linear approximation are replaced by only one multiplication with a slight modification of the operand. The modification of the operand is a bitwise inversion, a shift and/or a redundant binary Booth recoding [4] , [5] , [6] , [7] , and is implemented by a very simple circuit with small delay. One clock cycle may be saved because the addition is removed. The required table size is reduced to about 2 m 2m-bits, because only one coefficient instead of two has to be stored. The size of multiplication is doubled, i.e., about 2m-bits by 2m-bits. As the piecewise linear approximation, the proposed method can be applied to powering with rather low precision, i.e., up to about 24-bit accuracy. It is efficient for generating powers which require a lot of computation, e.g., 2 2 . Another important application of it is generation of initial approximations to the reciprocal and the reciprocal square root, which are required for multiplicative division and square rooting, respectively, as shown in [8] . This paper gives a theoretical foundation to the methods proposed in [8] .
The next section is an introductory section, where we explain the piecewise linear approximation based on the first-order Taylor expansion and the redundant binary Booth recoding. We propose the new method in Section 3, and compare it with conventional methods in Section 4. In Section 5, we show several practical applications of the method.
upper part X 1 and the lower part X 2 , where
X
p of X in the range X 1 X < X 1 + 2 -m can be approximated as follows by the first-order Taylor expansion at the mid point, X 1 + 2 -m-1 , of the range:
The piecewise linear approximation based on the first-order
Taylor expansion adopts a linear function C 1 X 2 + C 0 , where
. The two coefficients C 1 and C 0 are read through table look-up addressed by X 1 (without the leading 1). The look-up The error is about 2
Therefore, about (2m + 3 -log 2 |p| -log 2 |p -1| -max{0, p -2})-bit accuracy is obtained. Note that (X 1 + 2
bounded by 1 when p -2 < 0 and by 2 p-2 otherwise. We can obtain 1-bit better accuracy by adjusting C 0 for each interval.
The required table size is about 2 m (m + 2m)-bits. The size of multiplication is about m-bits by m-bits, and the size of addition is about 2m-bits.
Redundant Binary Booth Recoding
In the method to be proposed, in some cases, the redundant binary Booth recoding [4] , [5] , [6] , [7] is used for the modification of the operand. It converts a binary number in the carry save form into a radix-4 signed-digit (SD4) number with the digit set {-2, -1, 0, 1, 2}. Namely, it calculates the sum of two binary numbers in the SD4 representation. Let us consider conversion of two binary numbers
The conversion process consists of two steps. In the first step, at each position of S, we determine t j-1 ( ¶ {0, 1, 2}) and u j ( ¶ {-3, -2, -1,
In the second step, at each position of S, we calculate s j by adding u j and t j . In the first step, we determine t j-1 and u j by examining a 2j+1 and b 2j+1 so that s j satisfies -2 s j 2 in the second step. Table 1 shows a computation rule for the redundant binary Booth recoding. The redundant binary Booth recoding is an extension of 2-bit Booth recoding. By the computation rule in Table 1 , when B is 0, S is simply the 2-bit Booth recoded representation of A.
Since the computation can be performed in parallel at each position, the depth of a redundant binary Booth recoder is a small constant independent of n.
A NEW METHOD FOR POWERING
Now, we propose a new method for generating X p . We can rewrite (1) as follows:
Therefore, C X produces the same value as
where
C can be read through Only a multiplication with modification of the operand is required besides a table look-up. The size of multiplication is about 2m-bits by 2m-bits. The error of C X is as follows: 
Both a 2j+1 and b 2j+1 are 1. / Otherwise.
Step 2 s j t j u j 0 1 2
: Never occur Therefore, we can obtain 1-bit better accuracy by adjusting C to C as follows: Note that the error of C X is about
The same accuracy is obtained as the piecewise linear approximation with the adjusted coefficients. Now, we show how we can produce X by modifying X.
Case (1):
The square root, X , belongs to this case [8] .
Substituting p = 2 -k to (3), we get
. Therefore,
where x m+1 is the complement of x m+1 . There are k x m+1 s between x m+1 and x m+2 . We can form X by only inserting k x m+1 s between x m+1 and x m+2 . We may throw the lower about n + k -2m bits away. Fig. 1 illustrates an implementation of the method for this case. The required hardware is a ROM of size about 2 m 2m-bits and an operand modifier which consists of only an inverter. The k-bit shift may be implemented by wiring. No other dedicated hardware is required when we use an existing multiplier. The multiplier must be about 2m-bits by 2m-bits or larger. , belong to this case [8] .
Substituting p = -2 -k to (3), we get
There are k x m+1 s between x m+1 and x m+2 . We can form X by only complementing X 2 bitwise and inserting k x m+1 s between x m+1 and x m+2 . We may ignore the last term +2
-n-k and throw the lower about n + k -2m bits away. An implementation of the method for this case is the same as that for Case (1), except that the operand modifier consists of about m -k inverters. , belongs to this case. Substituting p = 2 k to (3), we get
Namely, X is the sum of X 1 +2 -m-1 , i.e., [1.x 1 x 2 Lx m 1] and the k-bit left shifted X 2 -2 -m-1 , i.e., 2
, where x m+1 is -1 or 0 accordingly as x m+1 is 0 or 1. They overlap each other in k + 1 bit positions, as shown in Fig. 2 . We can form X in SD4 representation by the redundant binary Booth recoding. Since the most significant digit of the latter, i.e., x m+1 , may be -1, we modify the calculation rule of Step 1 for the corresponding position as shown in Table 2 . We may throw the lower about n -k -2m bits of the latter away. Fig. 3 illustrates an implementation of the method for this case. When we use a multiplier with a Booth recoder, we just modify a part (k + 1 bit positions) of the Booth recoder. (The part indicated by a shadowed rectangle labeled "RB" in the figure. ) The k-bit shift may be implemented by wiring.
Case (4):
The reciprocal square, X −2 1 , belongs to this case. Substituting p = -2 k to (3), we get
Namely, X is the sum of X 1 + 2 -m-1 , i.e., [1. other in k + 1 bit positions. We can form X in SD4 representation by the redundant binary Booth recoding, as in Case (3). An implementation of the method for this case is similar to that for Case (3) . Inverters are required for complementing X 2 bitwise. An implementation of the method for this case is a combination of that for Case (1) or (2) and that for Case (3) or (4).
COMPARISON
The proposed method generates a power in the same accuracy as the conventional piecewise linear approximation based on the first order Taylor expansion when the same part of the operand is used as the table index. When we use the upper m bits (without the leading 1) of the operand as the table index, both methods generate a power in about 2m-bit accuracy.
The proposed method requires a look-up table of size about 2 m 2m bits, while the conventional method requires one of size about 2 m 3m bits. Namely, the look-up table of the proposed method is about the two thirds of that of the conventional method in size. The proposed method does not require an addition, but requires an operand modification which is carried out by a bitwise inversion, a shift, and/or a redundant binary Booth recoding. The operand modifier consists of inverters and/or a redundant binary Booth recoder, which is a modification of an ordinary Booth recoder. It is simple and small and has a very small constant delay independent of m and n. Each powering requires different operand modification logic.
The size of multiplication of the proposed method is about 2m-bits by 2m-bits, while that of the conventional method is about m-bits by m-bits. Therefore, when we prepare a dedicated multiplier, the proposed method requires a larger multiplier. The proposed method is more attractive when we may use an existing multiplier.
DasSarma and Matula proposed the faithful interpolation method, which reduces the table size required for the piecewise linear approximation [9] . In the method, only the function values at end points of intervals are stored. The coefficient of the first-order term of each interval is calcu- DasSarma and Matula also reduced the table size of direct approximation by bipartite tables and a redundant binary Booth recoding (subtraction) [10] . To obtain 2m-bit accuracy, this method requires two tables of size about Table 3 shows the comparison of powering by table lookup for obtaining 2m-bit accuracy.
APPLICATIONS

Reciprocal
The calculation of the reciprocal of an operand, i.e., X −2 0 , is important, not only as it is but also as initial approximation for multiplicative division through Newton method or Goldschmidt's algorithm. It belongs to Case (2) of Section 3.
The coefficient C should be about 
We can form X by only complementing X 2 bitwise. (We ignore the last term +2
-n .) When we use an m-bit-in t-bit-out table, the maximum absolute error is bounded by 2 2 2 3 1
X except the error caused by the truncation of the result of the multiplication. We can truncate X at the tth position (and add (concatenate) 1 at the (t + 1)th position). (When n t + 1, we have to take the error caused by the ignored term +2
-n into account. Note that, in such case, we can add +2 -n into X, if the multiplier is with a Booth recoder.) The table is of size 2 m t bits. The operand modifier consists of t -m inverters.
The multiplication is of size t-bits by t + 2-bits.
When we calculate the reciprocal with 2 -24 accuracy, m and t should be 11 and 25, respectively, and the table is of size 2 11 25 = 50K bits. When we generate the initial approximation to the reciprocal for double precision division through Newton method, the table is of size 2 3 8 = 64 bits or 2 6 14 = 896 bits or 2 13 28 = 224K bits, accordingly as followed by three or two or one Newton iterations [8] .
Square Root
The square root, i.e., X 
We can form X by only inserting the complement of x m+1 between x m+1 and x m+2 . 
When we use an m-bit-in t-bit-out
We can truncate X at the (t + 1)th position. The operand modifier consists of only one inverter.
When we calculate the square root with 2 -24 accuracy, m and t should be 10 and 24, respectively, and the table is of size 2 10 24 = 24K bits.
Reciprocal Square Root
The calculation of the reciprocal square root of an operand,
i.e., X 
We can form X by complementing X 2 bitwise and inserting accuracy, m and t should be 11 and 25, respectively, and the 
Reciprocal Square
The reciprocal square, i.e., X 
We can form X in SD4 representation by complementing bitwise and 1-bit left shifting X 2 and adding it to X 1 by means of the redundant binary Booth recoding. Note that we can use the ordinary 2-bit Booth recoding except the overlapping two bit positions. When we use an m-bit-in t-bit-out table, the maximum absolute error is bounded by 3 2 2 2 3 1
We can truncate X at the tth position.
When we calculate the reciprocal square with 2 -24 accuracy, m and t should be 12 and 25, respectively, and the table is of size 2 12 25 = 100K bits.
Reciprocal Cube
The reciprocal cube, i.e., X 
Others
The cube, i.e., X , and so forth can be generated by the proposed method. They belong to Case (3) or (5). However, generating these powers by the proposed method is not so attractive because they can be generated easily through a couple of multiplications. Generation of the reciprocals of these powers by the proposed method is attractive. They belong to Case (4) or (5) and are generated in similar ways to those shown in the previous two subsections.
The fourth root, i.e., X , and so forth, and reciprocals of them can also be generated by the proposed method efficiently. They belong to Case (1) or (2), and are generated in similar ways to those shown in Sections 5.2 and 5.3.
The proposed method is relatively more efficient for generating powers which require a lot of computation including division and square rooting, e.g., X and belongs to Case (5).
CONCLUDING REMARKS
We have proposed a new method for powering by a table look-up and a multiplication. It produces powers with the same accuracy as the conventional piecewise linear approximation based on the first-order Taylor expansion. The proposed method requires only one multiplication with a slight modification of the operand besides a table look-up, while the conventional piecewise linear approximation requires one multiplication and one addition. One clock cycle may be saved because the addition is removed. The required ROM size is also reduced, because only one coefficient instead of two is stored for each interval. The proposed method is applicable to the generation of the reciprocal, the square root, the reciprocal square root, the reciprocal square, the reciprocal cube, the cube, the fourth power, and so forth. It is efficient for the direct generation of these powers in single precision (24-bit accuracy) or less accuracy. It is relatively more efficient for the generation of powers which require a lot of computation including division and square rooting, e.g., X − 5 8 . It is also efficient for the generation of initial approximations to the reciprocal and the reciprocal square root for multiplicative division and square rooting, respectively.
